Abstract-We present a novel u l t r a lowvoltage floatingg a t e transconductance amplifier w i t h t u n a b l e g m . T h e OTA can provide a sinh s h a p e d o u t p u t current , a tanh s h a p e d o u t p u t current or a n enhanced linear sinh{tanh} o u t p u t current.
. In this paper we exploit the multiple input FGU-VMOS transistor to design an ultra lowvoltage rail-to-rail symmetric amplifier. In section I1 the FGUVMOS transistor is shortly described and in section I11 the floating-gate OTA' output stage is presented. The double input analog floating-gate inverter, or additive analog inverter and the floating-gate analog inverter is presented in section IV. Finally, the differential ULV OTA is described in section V.
FGUVMOS CIRCUITS
We have developed a novel and very simple approach [6] to program the floating gate of MOS-transistors, called FGUVMOS transistors, available in any double-poly CMOS process. By exposing the circuit to short-wave UVlight, the threshold voltage of both PMOS and NMOS transistors can be tuned simply by reverse-biasing the powerrails in a programming mode.
In the following, we will apply FGUVMOS transistors to design a compact rail-to-rail amplifier for ULV operation, There is always one PMOS stacked on top of one NMOS transistor. The height is always two with a common drainnode, but additional MOS transistors may be added in parallel (both Ps and Ns). However, each floating gate may have several inputs connected through floating capacitors, compensating for limited stacking. All FGUVMOS circuits must be tuned or programmed using short-wave UV-light (UV-C) [6], [7] . All transistors on a chip, or even a wafer, can be programmed simultaneously without using any additional programming circuitry.
In programming mode, the threshold voltage of both PMOS and PMOS transistors are independently reduced, by reverse biasing the power supply rails and exposing the whole circuit area to UV light for 0.1-10 minutes, depending on the technology and layout. In this mode the souce and drain of all transistors are interchanged making the nodes between the NMOS and PMOS stronly driven by a source-follower configuration to a equilibrium voltage (Vdd/2). The current flowing trough the stacked transistors are now matched.
In spite of design restrictions imposed by the tuning scheme, it is possible to make powerful circuits. A crucial design parameter is sizing of coupling capacitors. For a multiple input FGUVMOS transistor each input has by design an effective coupling capacitance, C,, to the floating gate. The input signal is attenuated with a factor, called the capacitive division factor, k, = C,/CT, where C, is the total load capacitance seen from the floating gate.
For FGUVMOS circuits it is convenient to express the behavior as modulation of the equilibrium condition. For simplicity, we will model the weak inversion behavior, the circuits may operate in strong inversion as well. 
THE FLOATING-GATE ULV OUTPUT STAGE
The current out of the floating-gate ULV OTA output stage shown in figure 1 is where I b = Ibec exp{&-(Vb -V&/2)} and ki is the capacitive division factor for input xn.
The output stage resembles a digital FGUVMOS inverter [8] . We need to connect a differential input stage to the OTA output stage in order to obtain a differential ULV OTA.
The analog additive inverter together with the analog inverter [9] can be used to provide a differential input stage.
IV. THE FLOATING-GATE ADDITIVE ANALOG INVERTER
The analog additive inverter with a differential bias input can be used to provide a differential input stage. The currents in figure 2 can be expressed as The differential bias input provides a dynamic gm/linearity control. Spectres [lo] simulation of the additive analog inverter using the process parameters for the AMS 0 . 8~ double poly process [ll] and transistor model level 15 The gain of the analog additive inverter is shown in figure   4 . Matlab [la] and the EKV transistor model [13] were used to provide the data. Note that the gain range is close to 1000 for a supply voltage equal to 0.8V and kb = k, = 1/3. By increasing k b , and implicitly decreasing k,, we can increase the gain range further. If we connect the additive analog inverter to the OTA output stage, assuming that k , = Zk, the output current becomes
If we apply V2 = V,.,, and VI = Knl we obtain
A . The ftoating-gate analog inverter .
The floating-gate analog inverter [9] is shown in figure 5 . The currents can be expressed as 
V. FLOATING-GATE ULV VARIABLE GM OTA
The ULV variable gm OTA is shown in figure 6 . The analog inverter, additive analog inverter and the "digital" inverter symbols can be used to simplify analog floatinggate design. Note that the analog inverter and the additive analog inverter constitute a differential analog inverter. We are using digital and analog "gates" and the individual gates may be designed in different ways. VI. CONCLUSION We have presented a novel floating-gate ultra lowvoltage (ULV) variable gm OTA using analog and digital "gates".
The OTA can provide a sinh shaped output current , a tanh shaped output current and an enhanced linear sinh{tanh} output current where the gain and linear range are controlled by the bias inputs.
